Silicon Labs /EFR32MG21B020F768IM32 /USART1_S /STATUS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STATUS

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXENS)RXENS 0 (TXENS)TXENS 0 (MASTER)MASTER 0 (RXBLOCK)RXBLOCK 0 (TXTRI)TXTRI 0 (TXC)TXC 0 (TXBL)TXBL 0 (RXDATAV)RXDATAV 0 (RXFULL)RXFULL 0 (TXBDRIGHT)TXBDRIGHT 0 (TXBSRIGHT)TXBSRIGHT 0 (RXDATAVRIGHT)RXDATAVRIGHT 0 (RXFULLRIGHT)RXFULLRIGHT 0 (TXIDLE)TXIDLE 0 (TIMERRESTARTED)TIMERRESTARTED 0TXBUFCNT

Description

No Description

Fields

RXENS

Receiver Enable Status

TXENS

Transmitter Enable Status

MASTER

SPI Main Mode

RXBLOCK

Block Incoming Data

TXTRI

Transmitter Tristated

TXC

TX Complete

TXBL

TX Buffer Level

RXDATAV

RX Data Valid

RXFULL

RX FIFO Full

TXBDRIGHT

TX Buffer Expects Double Right Data

TXBSRIGHT

TX Buffer Expects Single Right Data

RXDATAVRIGHT

RX Data Right

RXFULLRIGHT

RX Full of Right Data

TXIDLE

TX Idle

TIMERRESTARTED

The USART Timer restarted itself

TXBUFCNT

TX Buffer Count

Links

()